In modern computers, computation is performed by assembling together sets of logic gates. Popular gates like AND, OR, XOR, processing two logic inputs and yielding one logic output, are often addressed as irreversible logic gates where the sole knowledge of the output logic value, is not sufficient to infer the logic value of the two inputs. Such gates are usually believed to be bounded to dissipate a finite minimum amount of energy determined by the input-output information difference. Here we show that this is not necessarily the case, by presenting an experiment where a OR logic gate, realized with a micro electromechanical cantilever, is operated with energy well below the expected limit, provided the operation is slow enough and frictional phenomena are properly addressed.
Introduction
In recent years there has been an exponential growth in microprocessor computing capability, due to the increased ability to put a larger (and, still, increasing) number of 2 transistors inside the same chip volume. The increase in the number of transistors has been accompanied by a corresponding increase in the amount of produced heat, despite the dramatic drop in the amount of energy dissipated per switch operation [1] . Such a large heat production is, presently, considered a potential road-block for future scaling over the next 10-15 years [2] . Innovative solutions to dramatically decrease the dissipated heat are presently being researched in many laboratories through the world.
This, together with a significant growth of experimental capabilities in energy measurements in nanoscale systems [3] [4] [5] [6] , has fueled a resurgence of interest in the socalled thermodynamics of information [7] .
In present day automatic computing, logic gates are the building blocks of many ICT (Information and Communication Technology) devices. Here, the computation is carried out by networking logic gates in order to perform all the required logical and arithmetical operations. A single logic gate is made by interconnecting one or more electronic transistors employed as logic switches, as in the example depicted in Figure   1a . A logic switch is a device that can assume physically distinct states as a result of external inputs. Usually the output of a physical system assumes a continuous value (e.g. a voltage), and a threshold is used to separate the output physical space into two or more logic states. If there are two states (we can call them S0 and S1), we have binary logic switches. Devices realized with logic switches can be divided into two classes underpinned by combinational or sequential logic circuits. Combinational logic circuits are characterized by the following behavior: in the absence of any external force, under equilibrium conditions, they are in the state S0. When an external force F0 is applied, they switch to the state S1 and remain in that state as long as the force is present. Once the force is removed they go back to the state S0. Examples are electromechanical relays and transistors. This is the case of a logic gate built with mechanical switches as represented in Figure 1b . Sequential logic circuits are characterized by the following 3 behavior: if they are in the state S0, they can be changed into the state S1 by applying an external force F 01 . Once they are in the state S1 they remain in this state even when the force is removed. The transition from state S1 to S0 is obtained by applying a new force F 10 . Once the logic circuit is in the state S0 it remains in this state even when the force is removed. In contrast to the combinational logic circuit, the sequential one remembers its state even after the removal of the force. This memory lasts for a time that is short compared to the system relaxation time. In fact, if one waits long enough, the sequential switch relaxes to equilibrium that, in a symmetric device, is characterized by a 50% probability to be in the S0 state and 50% probability to be in the S1 state. In all practical cases the relaxation time is usually much longer than any operational time;
hence the sequential logic circuit can be considered a system that remembers the last transition produced by the application of the short duration external force. Examples include electronic Flip-Flop and the complex "storage capacitor + transistor" used in present DRAM (Dynamic Random Access Memory). They are employed in computers to perform the role of registers and memory cells.
In this paper we report the results of energy dissipation measurements on a practical realization of a combinational logic circuit that implements the OR logic gate, realized with a micro electromechanical cantilever activated by electrostatic forces showing this can be operated well below k B T.
Results.
Device description and experimental setup. The device consists of a single logic switch made with a Si 3 N 4 cantilever that can be bent by applying electrostatic forces with two electrical probes close to the cantilever tip (Figure 2a Figure 2a . The input of the logic gate (I1, I2) is associated with the voltage of the respective electrical probe. As mentioned before, our logic gate is operated in direct analogy with transistor based logic gates: when the bias voltage input is applied to the transistor gate, the channel is opened and the conducting state of the transistor changes the voltage of the output terminal. In our cantilever, once the electrostatic force is applied, the position of the cantilever is changed. In the transistor, once the bias voltage input is zeroed, the channel closes and the initial state is recovered. The same happens in our cantilever: once the force is removed, the cantilever position goes back to the zero force state. Clearly, both devices belong to the combinational device class and both can be employed to make logic gates. One relevant difference between the device considered in this work and commercial logic gates is that, in our case, the input and output have different natures (electrostatic forces and mechanical displacement respectively) while for the transistor systems both are voltages.
In this scenario we can operate the cantilever as an OR gate by carefully setting the threshold for the two states S0 and S1. In Figure 2c , the statistical distribution of the position of the cantilever tip is reported as a function of the inputs. We observe that logic states S0 and S1 are clearly distinguished since the overlap between the corresponding probability density functions is negligible. Moreover logic inputs corresponding to the mixed states (I1=1, I2=0 and I1=0, I2=1) produce a physically indistinguishable position distribution and thus the same logic state S1. Finally the logic input I1=1, I2=1 produces a larger displacement that, due to the threshold setting, belongs to the same logic partition S1. Under these circumstances the cantilever-based gate performs like an OR gate that is a logically irreversible device: in fact there is at least one case where, from the sole knowledge of the logic (and the physical) output, it is not possible to infer the status of the logical inputs. Having established this point, we 5 address the issue of the minimum energy required for operating this logic gate.
Work and heat production estimation. Our measurement strategy is the following:
we plan to operate the logic gate by switching from the S0 state to the S1 state and from S1 state to the S0 state. We measure the work W performed on the system by the external forces during this entire operation cycle. Since, in a cycle the change in the internal energy H of the system is zero, we have Q=W. In order to measure the work performed during the gate operation, W, we compute the Stratonovich integral as in [8, 9] 
where ( , ) is the total energy of the system, x the tip displacement, the input voltage from V= ! V=0 to set the input from the logic 1 to 0. In this experiment we start every operation cycle with all inputs set to 0; hence, no initial force is applied to the cantilever. According to this, the logic output is read after a time ! /8, for a time interval of ! /4; see the blue highlight in Figure 2b . We would like to emphasize that the output of our logic gate can be fed directly as an input to a second similar device (as shown below) and so on, in order to perform all the calculations desired. Clearly, our logic gate is a combinational device; thus the removal of the inputs makes the system revert to the initial state S0 (regardless of whether the final state was S0 or S1 In Figure 3a we show the produced heat Q in units of k B T as a function of the protocol duration for three different sets of logic inputs: "01", "10" and "11". For this case ! is set to 2.5 V. As we mentioned above the measured heat is a random quantity whose statistical distribution is well reproduced by a Gaussian curve (Figure 3b ). It is interesting to note that, although the average value of the dissipated heat is positive, the distribution shows also a negative tail. According to the experimental results presented in Figure 3a , we can conclude that the dissipated heat can be reduced well below k B T if the protocol duration is extended in time.
The claimed linkage [11] between logical and physical irreversibility has animated a long debate [12] . Although recent studies [13] have contributed to clarify this aspect from a purely theoretical point of view, it remains widely controversial and is still missing experimental verification. Our experiment rules out the presence of a finite "minimum dissipated heat" due to logical irreversibility, an argument often invoked when the reduction of input-output information is considered. We stress here that our experiment does not question the so-called Landauer-reset interpretation, where a net decrease of physical entropy requires a minimum energy expenditure [10, 14] . What we have here is a logically irreversible computation, that is a generic process where a 7 decrease in the amount of information between the output and the input is realized with an arbitrarily small energy dissipation; this shows that logical reversibility and physical reversibility have to be treated on independent bases [12] .
Dissipative mechanisms. In the following, we focus our attention on the dissipative mechanisms that are activated during the cantilever operation. According to Figure 3c the average dissipated heat is proportional to the square of the displacement amplitude and follows a protocol duration power law. This can be explained introducing a dissipation model that considers the coexistence of different frictional mechanisms.
According to the Zener theory [15] , the dissipated energy can be computed as the work done by the frictional forces expressed in terms of the loss angle φ (see the Methods section for details) [16] [17] [18] [19] . Thus the total dissipated heat during the frictional dynamics is proportional to φ and to the square of the bending amplitude Δ ! . The dependence on the time protocol ! follows from the frequency dependence of = (1/ ! ) and thus it decreases in time according to a power law having components in ! !! , ! !! , and a constant term, in good agreement with the experimental data in Figure 3c .
NOR logic gate.
Based on the results just presented we argue that, in principle, we can design and operate a "towards zero-power" computer [14] based on MEMS cantilevers.
In fact the position of one cantilever can influence the position of a second one if they are properly polarized. As an example, in Figure 4 we present the results for a NOR gate by coupling the OR gate that we considered earlier with an additional electrically polarized cantilever (Figure 4a 
Full-adder.
In order to prove that we can operate complex logic operations, we have conceived a single bit full-adder. The output of the full-adder is composed by two bits, the sum S and the carry output C out . The latter can be simply computed with a single cantilever fed with the three inputs, by setting properly the logic threshold. Computing the sum bit S requires a more complex device composed by a set of four cantilevers, where the logic output is encoded in the position of the last one. The schematic of the conceived structure is presented in Figure 5 . We simulated numerically the dynamics of the coupled system and the results are presented in Figure 5 for all combinations of inputs. As it is apparent the last cantilever (out) encodes correctly the logic output of the sum bit S of the full-adder. The bottom part of Figure 5 shows the final deflection of the cantilevers for the relative inputs. The full-adder can be operated reversibly by controlling precisely the velocity of each cantilever.
Discussion
In conclusion, we have presented an experiment where we showed that a combinational logic circuit that implements the OR gate, realized with a micro electromechanical cantilever, can be operated with energy well below k B T, at room temperature, if the operation is performed slowly enough and friction losses are minimized. Thus, no fundamental energy limit need be associated with irreversible logic computation in general and physical irreversibility is not necessarily implied. Moreover we have shown that by directly coupling two electromechanical cantilevers we can realize and operate a universal NOR gate with energy dissipation below k B T. This implies that complex networked structures can be realized by direct coupling without adding significantly to dissipation. As an example we have designed and simulated the operation of the sum bit of a full-adder.
Methods
Experimental setup details. All measurements are carried on in a vacuum chamber at .
Dissipative model based on Zener theory. The dissipative model behind the power law fit in Figure 3c is obtained by the Zener theory assuming that the dissipative dynamics can be expressed as the result of frictional forces that represent the imaginary component of a complex elastic force − (1 + ) [15] . In general, φ is a function of frequency and for small damping it can be expressed as the sum over all the dissipative contributions. In our case ( ) = !"# + !"!!" + !"# + !"#$% . Here !"# is the structural damping [16] (φ is independent of the frequency ν), !!!!" and !"# are the thermo-elastic [17, 18] and viscous damping that can be assumed to be proportional to the frequency for frequencies much smaller than the cantilever characteristic frequency, and !"#$% represents the clamp recoil losses ( ( ) ∝ ! ) [19] .
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